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Abstract A cascaded two-level converter is proposed which
utilizes two six-transistor inverters and is capable of producing
voltages which are identical to those of three-level and four-level
converters. Since the machine voltages are the same, the
converter performance is the same as is verified through
laboratory tests. The advantages and disadvantages of the
proposed cascaded converter are explored. The proposed
converter is simpler to construct and offers more non-redundant
switching states per number of active semiconductors than
standard multi-level converters.

I. INTRODUCTION
The general trend in power electronics devices has been to
switch power semiconductors at increasingly high frequencies
in order to minimize harmonics and reduce passive
component sizes. The increase in switching frequency,
however, increases the switching losses which become
especially significant at high power levels.
One proposed method for decreasingthe switching losses is
to construct resonant converters by adding an LC resonant
circuit to the hard switched inverter topology. Examples of
this type of converter include the resonant DC link [l], and
the auxiliary commutated resonant pole converter [2]. In the
case of the resonant DC link, the resonant circuit causes the
inverter voltage to oscillate between zero and twice the DC
source voltage. The inverter transistors can be switched when
the voltage is zero, thus reducing switching losses. One
disadvantage of resonant converters is that the inverter
voltage or current peak values are considerably higher than
those of corresponding hard switched devices, which
An additional
increases the required device ratings.
disadvantage is that the added resonant circuitry will increase
the complexity and cost of the inverter control.
Another method for decreasing the switching losses is to
construct an inverter with a high number of switching states
such as a multi-level converter [3]. With more switching
states, the inverter output voltage can be "stepped" in smaller
increments. This allows mitigation of harmonics at a low
switching frequencies thereby reducing switching losses. In
PE-242-EC-0-11-1997 A paper recommended and approved by the
IEEE Electric Machinery Committee of the IEEE Power Engineering
Society for publication in the IEEE Transactions on Energy Conversion.
Manuscript submitted July 28, 1997; made available for printing
November 11,1997.

addition, EMC concerns are reduced through the lower
common mode current facilitated by lower dv/dt's produced
by the smaller voltage steps. This paper proposes a new
converter topology which features a higher number of
available states for a given number of active semiconductors
than is obtained using multi-level converters. The new
topology is also of a form which makes the best possible use
of Merent types of active semiconductors. Herein, the
performance of the new converter is explained in the context
of a three-phase induction motor drive. A three way
experimental comparison between the proposed converter, a
three-level converter, and a four-level converter is made.
11. MULTI-LEVEL
CONVERTERS
Figure 1 illustrates the multi-level converter. Therein, the
capacitors splits the dc rail voltage allowing three different
voltage levels to be selected for the phase-to-ground voltages
vag, vbg , and vcg depending on the inverter gating signals.
For example, the phase voltage vag will be 0 if the two lower
transistors in the a-phase are gated on, i v d c if the two center
transistors are gated on, and vdo if the two upper transistors
are gated on. In general, for an n-level inverter, the
phase-to-ground voltages can be expressed as
vxg

=

(n IX

Ix = O,l, ...(n - 1)

where x represents the phase which can be a, b, or c, and Ix
represents the phase level selected by the gating signals as
described above. For the purpose of discussing the
multi-level converter, it is convenient to define the switching
state as a function of the phase voltage levels. In particular,

'de

Figure 1. Three-level converter topology.
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The number of possible switching states for a multi-level
converter is given by
nsw= (n)P

0
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+v,sin(e
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(3)

where p is the number of phase legs. For the three-phase
three-level converter, the number of possible switching states
is 27.
The voltages applied to the machine stator windings can
be calculated in the same manner as with a standard
six-transistor inverter since the machine connections to the
inverter are the same, and the machine is wye connected.
The stator voltages are thus given by [4]
vas = -vag
2
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In the stationary reference frame, 0 is zero.
Figure 2 depicts the plot of the stator voltage vectors for the
three-level converter. Each vector is numbered vsw where sw
is the switching state which will produce the voltage vector.
The phase-to-ground voltages can be determined for a
particular voltage vector in Fig. 2 by converting the switching
state number sw into base three mathematics (or base n in
general for the n-level converter). For example, switching
state 24 is 220 in base three. Switching the a-phase to level
2, the b-phase to level 2, and the c-phase to level 0 will
produce the switching state 24. As can be seen, there are only
19 unique voltage vectors produced from the 27 switching
states due to switching state redundancy.
In order to increase the number of switching states, the DC
voltage can be divided equally by three capacitors as shown in
Fig. 3 to form the four-level converter. This converter has
fOUr phase to ground Voltage levels (0,fVdc, fVdc,2Uld Vdc)
selectable by gating on three transistors per phase [ J ] . Since
there are now four voltage-levels, the number of possible
switching states is 64 from (3). The stator voltage vector
diagram is shown in Fig. 4. As can be seen, there are only 37
unique voltage vectors due to switching state redundancy.
111. PROPOSED
CASCADED
CONVERTER
The proposed cascaded converter is shown in Fig. 5. This
topology is constructed by splitting the neutral connection of

\
I
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g

Figure 3. Four-level converter topology.
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Since both inverters are supplied from separate DC voltage
sources, they can be thought of as independent nodes in a
network and thus Kirckoff s current law yields
(12)
It can be shown from the machine equations that the phase
voltages sum to zero if the currents sum to zero. Given this
fact, (8-10) can be added and the result can be solved for
v g l p to yield
i,+ibs+icB

1
= T(VaZg2
+VbZgZ

+V&gZ -Valgl -Vblgl - V c I g l )

(13)

Substituting (13) into (9-11), the machine voltages may be
related to the phase to ground voltages as

0

0

-

'15

VglgZ

=O

1
1
- -(vblgl
- V b W ) - T(Vclg1
-vc2g2)
3

1
1
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3
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The voltage vector diagram can be produced by substituting
(14-16) into (7-8) for all possible switching states. The
number of possible switching states can be computed from
(3). For the proposed converter, there are two voltage levels
per inverter phase leg (0 and vdol or v d & ) and six phase legs.
Thus, there are 64 possible switching states.
Figure 6 shows the voltage vector patterns for the cascaded
converter for several different dc source voltage ratios. The
sum of the dc voltages is kept constant as the ratio of one dc
voltage to the other is varied. For the case where v d n = 0, the
voltage vector plot is the same as that of a two-level converter
(or standard six-transistor converter). This is to be expected
since the lower converter is essentially a short circuit. As
vd& is increased slightly to V d n = f V d c l , the voltage vectors
assume a pattern which appears to be that of a two-level
converter with a small two-level converter pattern around
each voltage vector. This is also to be expected since the
converter is constructed from two two-level converters. With
vd& = f v d G l , some voltage vectors overlap and the pattern is
the same as that of a four-level converter. With vd& = vdcl ,
there is a substantial amount of redundancy and the voltage
vector pattern is the same as that of a three-level converter.
Thus, the proposed converter can be made to operate as a
two-level, three-level, or four-level converter.
Figure 7 shows the voltage vector diagram of the cascaded
converter for the case where vdcl = v d & . Since the pattern is
identical to that of the three-level converter, the cascaded
converter with vdcl = vd& will be referred to as the cascaded
converter in three-level mode. Due to the cascade connection,
the switching state notation is somewhat different for the
cascaded converter than for standard multi-level converters.
The switching state notation for the cascaded converter is
given by
sw = (n)I6lal +(nl87,z +(n)4/ b l + .

..

+(n)'T&
(17)
where IXl and are used to indicate the levels for phase x in
converters 1 and 2 respectively. The overscore in (17) is used
to represent the inverse of the level. In the case of the
cascaded converter, the levels range from 0 to 1; level 0
being produced by switching the lower transistor on and level
1 produced by switching the upper transistor on. The
switching state to produce a particular voltage vector can be
found by converting the numbers in Fig. 7 to base two (or
(n)'rb2+(n)'Icl

Figure 5 . The proposed cascaded converter.

(14)
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discrete voltage vectors will have the same magnitude for

both types of inverters. This will ensure that the performance

of the cascaded converter in three-level mode will be exactly
the same as that of the three-level converter. Consider the
voltage vector V I S of the three-level converter and the
corresponding vector v48 for the cascaded converter. The qand d-axis voltages for the vector V I E are

0 0
0 .

v&=O

. t .

For the cascaded converter the state V M produces the q- and
d-axis voltages

v&=O

Figure 6. Voltage vector plot for the cascaded converter.
binary) and inverting the odd bits. For example, converting
vector 60 to binary yields 111100, Inverting the odd bits
produces 101001. Thus setting the inverter voltage levels to
la1 = 1, 102 = 0, lbl = 1, 1b2 = 0, lor = 0, and 102 = 1 will
produce the voltage vector v 6 0 .
It is important to relate vdcl and vk2 of the cascaded
converter to v d c of the three-level converter so that the

(2 1)

From (18-21) it can be seen that for the voltage vectors VI8 of
the three level converter and voltage vector v48 of the
cascaded converter to have an equivalent magnitude for both
converters, it is necessary to set Vdol = Vd& = T V d c , Although
the vectors VI8 and V M were used for this calculation, any two
vectors in the same position of the voltage vector plot patterns
will give the same results.
By adjusting the DC voltages so that vdcl = 2 v d & , it is
possible to increase the number of unique voltage vectors to
37 and achieve a switching pattern exactly the same as that of
a four-level converter. This converter confguration will be
referred to as the cascaded converter in four-level mode. Due
to the choice of numbering for the stator volta e vectors, the
voltage vector plot ofthis type of converter is ifientical to that
of a four level converter shown in Fig. 4. As with the case
where vdol = v d & , it is necessary to set the stator voltage
vectors to the same magnitude so that the performance of the
cascaded converter in four-level mode will be the same as that
of the four-level converter. The vector vdein the four-level
converter gives q- and d-axis voltages expressed by (18-19).
For the cascaded converter with vdOl = 2 v d & the vector v4e
results in q- and d-axis voltages of
= vdcl

(22)

v&=O

(23)

V:s

Comparing (22-23) to (18-19), it can be seen that equivalent
performance between the four-level and cascaded converters
will be achieved i f v k l = $do and Vd& = p1 d o .
e

0
v 7 , I1

e
V11,In,33,

V49,sn
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t
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Figure 7. Voltage vector plot for the cascaded
converter with vdc,' vdC2

Iv. COMPARISON OF CONVERTER FEATURES
It has been shown from the voltage vector plots that the
cascaded converter can be made to emulate a three-level or a
four-level converter; having 19 or 37 voltage vectors
depending on the dc voltage ratios. It is now appropriate to
compare the cascaded converter in three- and four-level
modes to the three-level and four-level converters.
All converters considered herein with the exception of the
four-level converter have 12 active semiconductors. The
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four-level converter has 18. The total device costs is not Solutions to this problem involve adding capacitors to the
directly related to the number of devices, however. Instead, multi-level converter topology.
Another difficulty with multi-level inverters is dividing the
for a given power level, the device cost is proportional to the
DC voltage evenly with capacitors. Several solutions to this
switching stress factor [6] defined as
problem have been proposed including adding voltage
balancing resistors in parallel with the capacitors [5], using
PWM methods take advantage of the switching state
redundancy to balance the capacitor voltages [9], and sensing
where N is the number of converter devices, and Vpi and Ipi the capacitor voltages and incorporating a negative feedback
are the peak voltage and current of device i respectively. control system into the main control algorithm [lo].
Table I shows the device stresses and switch stress factor for Although capacitor voltage balancing is not an issue for the
cascaded converter, it requires two isolated dc voltage
the four converters.
sources. For some applications, supplying these isolated
sources is no more difficult than supplying a single voltage
I
Table I. Converter device stresses and stress factors.
I source.
For example, in battery power applications (such as
electric vehicles) isolated voltage sources can easily be made
available by using separate battery packs. In a motor drive
system that requires a transformer / rectifier circuit to supply
the dc link voltage, a transformer with two secondary
windings can be used to supply a cascaded converter. It
should be noted, however, that since transformer / rectifier
sources are not capable of absorbing power, care must be
taken to ensure that the average dc currents supplied by the
sources are positive. This is particularly a concern with the
cascaded converter in four-level mode where the high-voltage
converter could transfer power to the low-voltage converter.
In the case of the cascaded converters, two values of Vp and N This problem can be avoided by careful selection of the
are listed; one for the upper converter transistors and one for redundant voltage vectors in the PWM switching sequence
the lower converter transistors. In Table I, Cascade-3 and D11.
Cascade-4 are used to represent the cascaded converter in
W.COMPARISON OF CONVERTER PERFORMANCE
three- and four-level modes respectively.
Since the
semiconductors are effectively connected in series with the
In order to experimentally verify the proposed cascaded
machine load, the peak current each transistor carries is the converter, its performance is compared to the three- and
magnitude of the phase current. As can be seen, although the four-level Converters using a laboratory test system consisting
device peak voltages are different for each converter, the of a reconfigurable converter (constructed from dual pack
switch stress factor is the same due to the number of IGBT modules) and a 4-pole 3.7 kW induction machine with
transistors. This would indicate that the converter installed the parameters listed in Table 11. The dc voltages were
cost would be the same for all converters. However, in reality supplied from isolated rectified three-phase sources and in the
there is some cost associated with the number of devices in case of the multi-level converters, the isolated sources were
addition to the stress factor (this is especially true at low used to supply the capacitor voltages.
power levels). In addition, since there are 18 devices in the
four-level converter, it is expected that it will have higher
I Table II. 3.7 kW INDUCTION MAc"EpARAMETERS I
conduction losses when compared to the other converters.
P=4
L,,,
= 64.43 mH
Note that the cascaded converter in four-level mode has peak
voltage ratings in the upper converter of $vdc which is higher
L,.=5.73 mH
r.= 0.3996 Sa
than the voltage ratings of the other topologies. This can be a
I
r'. = 0.227 Sa
I
L:.= 4.64mH
I
disadvantage for high voltage applications where the total dc
voltage is limited by the maximum ratings of the devices
Although many control techniques are available for
available.
The cascaded converter has some advantages over the multi-level converters, the space vector modulation (SVM)
multi-level converter in regards to the arrangement of the strategy was chosen as a baseline for comparing the
semiconductors. It is simpler to construct since it is made converters. Using this method a commanded stator voltage
from two standard six-transistor modules which are readily vector is defined by
available.
Multi-level converters require special
v * = v ~ ~ - =j fvi V~ s e M
(25)
interconnections with added diodes which cannot be made
from six-transistor modules and must instead be made from
dual pack modules and diode modules. Another advantage of where V, is the rated RMS value of the machine voltage and
the cascaded converter topology is that it avoids voltage cos is the rated electrical frequency in radians per second.
sharing problems that some authors have noted occur in The first step in the space vector modulation strategy is to
multi-level converters [7,8]. The voltage sharing problem approximate the commanded voltage vector by the discrete
arises when a particular phase of the multi-level converter is vector
switched to the highest or lowest level. Under this condition,
the voltages on the inner transistors are not necessarily even
v i = f i v , e j $ k k = 1,2, ...pn
(26)
due to the current blocking action of the added diodes.
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In (26), pn is the number of discrete voltage vectors per cycle
and is referred to as the pulse number. The pulse number is
selected based on the desired performance; a higher pulse
number yielding a higher switching frequency and thus better
performance. The portion of time allocated for each discrete
vector is referred to as the sampling time and can be
calculated from
ta

2n
=-

pn*w,

(27)

The next ste is to approximate each discrete commanded
voltage vector Ey PWM switching to the nearest three voltage
vectors [12]. This is accomplished by first locating the
nearest three vectors and then computing the fraction of t,
that should be spent at each vector in order for the fast
average of the switching to be equivalent to the discrete
vector. These times can be computed on-line using a fast
microcomputer or computed off-line and stored in EPROMs.
The advantage of computing the switching times on-line is
that flexibility is provided for obtaining transient values of
commanded voltage v * ,although methods for incorporating a
variable commanded voltage using EPROM storage have

been proposed [13,14]. The advantage of using EPROM
storage is that hardware construction is simpler. For the
comparisons that follow, the PWM switching sequences are
stored in EPROMs for a fixed value of commanded voltage
magnitude.
For the studies presented herein, the various converters
were used to create phase voltage waveforms with a 60 Hz,
187.8 V peak fundamental component. The induction
machine was operated at a speed of 183.3 radsec. In making
a comparison between the different converters it must be
realized that for each converter a tradeoff can be made
between current ripple and switching frequency. For this
reason, in the studies set forth herein the pulse number and
switching sequence have been chosen such that the current
waveform THD is about 5.1%. In this case, the advantage of
a large number of switching states is seen through a reduction
in switching frequency.
Figures 8 and 9 illustrate the system performance of the
three-level converter and the cascaded converter in three-level
mode respectively. In both figures, the a-phase voltage and
current are shown. As can be seen both converters exhibit
identical performance. This is because the voltage vector
diagrams and P W M switching sequences are the same. For
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Figure 8. Three-level converter performance.

Figure IO. Four-level converter performance.
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both converters the pulse number is 60 and the voltage [3] D. Divan, "Low Stress Swilchingfor Efficiency", IEEE Spectrum, vol. 33,
NO. 12, D-bn
1996, pp. 33-39.
waveform THD is 34%. The individual transistors in the
three-level converter were switching at 1.26 kHz. For the [4] P.C. Krause. 0. Waspcmk, and S.D. Sudhoff, Anaksis of Electric
IEEE Res, 1995.
cascaded converter, the transistors were switching at a [9 Machinery,
M. Fracchia, T. Ohiara, M. Marchesoni, and M. Mazzucchelli, "Optimized
slightly higher frequency of 1.4 kHz due to constraints placed
Modulation Techniques for the heralized N-Level Converter",
on the redundant voltage vectors in the PWM sequence
Proceedings of the 1992 IEEEPower Electronics Speclalist Conference.
necessary to ensure that the dc current sup lied by the sources
VOI. 2,pp. 120s-1213.
was positive on average [ll]. It shodd be pointed out, [6] J.O. W a n , M.F. Schlecht, and O.C. Verghese, Prlnclples ofpower
however, that due to the amount of redundancy in the
Electronlcs, Addison-Wesley, 1991.
cascaded converter voltage vectors, it is possible to pick a 171 Y.S.Km B.S. Seo, and D.S. Hyun, "A Novel Structure of Multi-Level
High Voltage Source Inverter", Proceedlnga of the 3993 IEEE TENCON,
switching sequence with the same voltage vectors as in the
pp. 503-508.
study, but one that uses different switching states. Switching
sequences can be chosen that yield the same phase voltages [8] T A Meynard and H. Foch, "Multi-Level Conversion: High Voltage
Choppers and Voltage-Source Invertera", Record of the 1992 Power
with a switching frequency of 300 Hz in the upper converter
Electronlc Spaclallat Confirence, pp. 397-403.
and 2.34 kHz in the lower converter or vise versa.
Lee, B.S. Suh, and D.S. Hyun, "A Novel PWM Scheme for a
Figures 10 and 11 show the a-phase voltage and current of [9] Y.H.
Three-Level Voltage Source Inverter with OTO Thyristors", IEEE
the four-level converter and the cascaded converter in
Transactions on Industry Applications, vol. 32, no. 2, MarchlApril1996,
four-level mode respectively. Therein, it can again be seen
pp. 260-268.
that the performances of both converters are identical. The [lo] H.L. Liu, N.S. Choi, and O.H. Cho, "DSP Based Space Veotor PWM for
pulse number is 36 and the voltage waveform THD is reduced
Three-Level Inverter With DC-Link Voltage Balancing", Proceedings of
from the three-level case to 23%. The switching frequency in
the 1991 IECON, pp. 197-203.
the case of the four-level converter is 420 Hz for the center [ll] K . k Conine, Topologv and Control of Cascaded Converters, PhD.
Dissertation, University of Missouri - Rolla.
two transistors in each phase and 720 Hz for the remaining
transistors. The cascaded converter in four-level mode does [12] H.W. Van Der Broeck, H.C. Skudelny, and O.V. Stanke, "Analysis and
Realization of Pulsewidth Modulator Based on Voltage S p m Vectors",
not have the amount of redundancy that it does in three-level
IEEE Transactions on Industry Applications, vol. 24, no. 1,
mode and consequently, there is little flexibility in
JanuaryEeburary 1988,pp. 142-150.
distributing the switching frequencies. For large values of
Oranado, R.O. Harley, and G. Diana, "Understanding and Designing a
commanded voltage, the upper converter w11 have a low [13] I.Space
Veotor Pulse-Width-modulator to Control a Three Phase Inverter",
switching frequency and the lower converter will have a high
Transactions of the South Afi?can Institute of Electrical Englneers,
switching frequency. This is fortunate since high-voltage
September 1989,pp. 29-37.
low-frequency devices such as GTOs can be used for the [14] J. Holtz and B. Beyer, "Optimal Pulsewidth Modulation for AC Servos and
upper converter and low-voltage high-frequency devices such
Low-Cost Industrial Drives", IEEE Tronsactions on Industry
as IGBTs can be used for the lower converter. With the
Applications, vol. 30, No. 4, July-August1992, pp. 1010-1016.
sequence chosen, the switching frequency of the upper
A. Conine received the BSEE and MSEE degrees fiwn the University of
converter transistors is 300 Ilz while the switching frequency Keith
Missouri - Rolla in 1992 and 1994, respectively, and is currently pursuing the
of the lower transistors is 1.74 kHz. As with the cascaded Ph.D. degree. In the Fall of 1997 he will join the University of Wisconsin converter in three-level mode, the sequence was chosen to Milwaukee as an assistant professor. His research interest include the design and
ensure positive average dc current.
modeling of electric machinery and electric drive systems.
VII. CONCLUSION
Scott D. Sudhoff received the BSEE, MSEE, and Ph.D. degrees at Purdue
A new type of converter is proposed which is constructed University in 1988,1989,and 1991,respectively. From 1991-1993he served as
from two standard six-transistor (or two-level) converters. a half-time visiting faculty at Purdue University and as a half-time consultant for
This topology is capable of producing voltage vectors that are P.C. m u s e and Associates. From 1993-1997he served as an assistant professor
the same as those of three- and four-level converters. An at the University of Missouri - Rolla and became an associate professor at UMR
advantage of the pro sed converter is that it has twelve in 1997. Later in 1997he joinedthe faculty of Purdue University as an wociate
active semiconductor evices whereas the four-level converter professor. His interest include the analysis, simulation, and design of electric
has eighteen. The new converter is easier to construct and machineq, drive systems, and f~te-inertiapower systems. He has authored or
capacitor voltage balancing is not a concern (although the coauthored over twenty journal papers in these areas.
new converter does require two isolated dc sources). The LCDR Clifford A. Whitcomb. USN received a BS in Nuclear Engineering from
converter performance is verified experimentally using a 3.7 the University of Washington, Sealtle, WA in 1984, an SM in Electrical
kW induction motor drive system.
Engineering and Computer Science from MIT in 1992, and a Naval Engineer
degree from MIT in 1992. He is currently a PhD candidate in mechanical
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